

An ultra-energy-efficient 10GS/s Analog-to-Digital Converter for Radio Astronomy



Zahra Kabirkhoo, Leonid Belostotski

Department of Electrical and Computer Engineering, University of Calgary ✦ Email: zahra.kabirkhoo@ucalgary.ca

INTRODUCTION

- ❖ Analog to Digital Converters (ADC) are ubiquitous and critical components of the modern life, which enable us to interface to the analog world around us.
- ❖ For radio astronomy with instantaneous RF bandwidth of nearly 4 GHz and interference obscuring weak signals, it is essential to have high-speed and high-resolution non-interleaved ADCs.
- ❖ This research is focused on design and implementation of a high-speed (10GS/s) and high-resolution (7-bit) ADC integrated using a cost-effective CMOS technology

SELECTING THE ADC ARCHITECTURE

- ❖ An approximate classification of different ADC topologies is shown in Fig.1 illustrating the typical capability of each topology.
- ❖ Although there is a variety of ADC topologies [1], the existing structures cannot fulfill both the intended resolution and speed without time-interleaving.
- ❖ In this report we introduce an analog-delay pipeline ADC (ADP-ADC), which provides us with intended resolution and sampling rate.




Fig.1 : ADC topology trend

ADP-ADC STRUCTURE

- ❖ Fig.2 illustrates the functional design for of such an ADP-ADC topology.
- ❖ In pipeline ADC, the signal is released before the fine ADC allowing the coarse ADC to begin capturing the next sample in parallel with the fine ADC.
- ❖ In the ADP-ADC configuration the coarse ADC can begin the next conversion cycle without waiting for any other step in the pipeline.




Fig.2 : Possible implementation of ADP-ADC structure

COARSE & FINE ADC

- ❖ Coarse and fine ADCs have typical flash ADC topology shown in Fig.3. For illustration only, the flash ADC input is single ended and thus has a reference ladder. The main difference between this and the comparator used in this work is that the comparators take a differential signal without the use of a reference ladder [2].





Fig.3 : Typical flash ADC architecture for single-ended inputs

TRACK & HOLD

- ❖ In any pipeline ADC design the timing between stages is critical and a way to hold the input signal is often required. The hold time allows for some flexibility between stages as the signal is passed from one stage to the next.
- ❖ The track and hold circuit (T/H) was developed in a joint effort within the MiNT research group [3].



CONCLUSION

- ❖ A new approach to combining ADCs to increase resolution was presented and allows higher sampling-speed as compared to the Sub-Ranging (SR) or pipeline ADC designs.
- ❖ The ADP-ADC topology developed in this work has higher potential to increase figure of merit (FOM).

REFERENCES

1. Y.-S. Shu, "A 6b 3GS/s 11mW fully dynamic flash ADC in 40nm CMOS with reduced number of comparators," in Symposium on VLSI Circuits (VLSIC), 2012, pp. 26-27.
2. Y. Xu, L. Belostotski, and J. Haslett, "A 65-nm CMOS 10-GS/s 4-bit background calibrated non-interleaved flash ADC for radio astronomy," IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, no. 99, 2013.
3. G. Wu, E. Zailer, L. Belostotski, J. W. Haslett, and R. Plume, "A 10-GS/s track-and-hold circuit for a 7-bit Square Kilometre Array ADC in 65-nm," in 2017 IEEE 17th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF), Jan 2017, pp. 68-71.

ACKNOWLEDGEMENT

The authors are very grateful for the support from the Dr. Belostotski, Dr. J-John Kavelaars, NTCO program and the entire MiNT team members for their help and support.