Faculty of Engineering

COURSE OUTLINE

**ECE 410 – Power Electronics**

Term – Summer 2018 (201805)

**Instructor**
Dr. Ashoka K.S. Bhat  
Phone: 250-721-8682  
E-mail: abhat@ engr.uvic.ca

**Office Hours**
Days: Wednesday  
Time: 4:00 to 5:00 PM  
Location: EOW413

**Course Objectives**
- To introduce students to the basic principles of solid state power conversion and power semiconductor circuits.

**Learning Outcomes**
You will learn:
- The basic operation of power devices SCR, MOSFET and IGBT; their basic characteristics and limitations; and their use in power converters together with losses and heat sink calculations.
- Basic operating principles of controlled rectifiers, ac-to-ac and dc-to-dc converters, and dc-to-ac inverters, and how to analyze these converters and some application examples.

**Syllabus**

**Syllabus (Approximate number of lectures)**

- Introduction (1 lecture): Power electronics and its scope
- Circuits with Switches and Diodes (4 lectures)
- Power Semiconductor Switches (5 lectures)
- Controlled Half-wave Rectifier (1.5 lectures)
- AC Voltage Controllers (4 lectures)
- Full-Wave Controlled Rectifiers and Power Factor Correction (5.5 lectures)
- DC-to-DC Converters - 1 (Choppers) (4.5 lectures)
- Switching Regulators (DC-to-DC Converters – 2) (4 lectures)
- Inverters (5.5 lectures)
- Current Source Inverters (1 lecture)
- Application Examples (1 lecture)

**A-Section(s): A01 / CRN 30281**

Days: Tuesday, Wednesday, Friday  
Time: 11:30 – 12:20  
Location: ECS 124

- B01 – Tue 14:00-16:50  Hoang Minh Tu (tuminhhoang@uvi.ca)
- B02 – Tue 14:00-16:50  Gondhi Uttej Reddy (uttlejreddy1995@gmail.com)
- B03 – Wed 13:30-16:20  M. Babak (babakmanochehrinia@gmail.com)
- B04 – Wed 13:30-16:20  Mr. Haque Sanual (sanaulhaque@uvic.ca)
- B05 – Fri 14:00-16:50  Mr. Rastogi Praneydeep (praney.deep.rastogi@gmail.com)
- B06 – Fri 14:00-16:50  Mr. Nwamuo Onyekachi (onyekachien@uvic.ca)
Required Text

1. A.K.S. Bhat, ECE410 Course Notes, 2018: http://www.ece.uvic.ca/~bhat (will be available on the web during the semester).

2. A.K.S. Bhat, "Laboratory Manual for ECE410 - Power Electronics", University of Victoria, 2018 (printed copies to be bought from the UVic bookstore).

Optional Text

Title: Power Electronics Author: Issa Batarseh and Ahmad Harb
Publisher: Springer Year: 2018

Earlier edition of this book is also OK (details):
Title: Power Electronic Circuits Author: Issa Batarseh
Publisher: John Wiley and Sons Year: 2004

References:


Assessment:

Assignments: 4% Due Dates: Will be announced as the course progresses (4 to 5 assignments)
Labs 26%
Mid-term 20% Date: June 15 (to be decided during first week of lectures)
Final Exam 50%

Note: Failure to complete all laboratory requirements will result in a grade of N being awarded for the course.

The final grade obtained from the above marking scheme for the purpose of GPA calculation will be based on the percentage-to-grade point conversion table as listed in the current Undergraduate Calendar.

https://web.uvic.ca/calendar2018-05/undergrad/info/regulations/grading.html

Assignment of E grade and supplemental examination for this course will be at the discretion of the Course Instructor. The rules for supplemental examinations can be found in the current Undergraduate Calendar.

https://web.uvic.ca/calendar2018-05/undergrad/info/regulations/exams.html#

Note to students: Students who have issues with the conduct of the course should discuss them with the instructor first. If these discussions do not resolve the issue, then students should feel free to contact the Chair of the Department by email or the Chair's Assistant to set up an appointment.

Accommodation of Religious Observance:

https://web.uvic.ca/calendar2018-05/undergrad/info/regulations/religious-observanc.html

Updated May 5, 2018
Policy on Inclusivity and Diversity:  
https://web.uvic.ca/calendar2018-05/general/policies.html

Standards of Professional Behaviour: You are advised to read the Faculty of Engineering document Standards for Professional Behaviour, which contains important information regarding conduct in courses, labs, and in the general use of facilities.  
https://www.uvic.ca/engineering/assets/docs/professional-behaviour.pdf

Cheating, plagiarism and other forms of academic fraud are taken very seriously by both the University and the Department. You should consult the entry in the current Undergraduate Calendar for the UVic policy on academic integrity.  
https://web.uvic.ca/calendar2018-05/undergrad/info/regulations/academic-integrity.html

Equality: This course aims to provide equal opportunities and access for all students to enjoy the benefits and privileges of the class and its curriculum and to meet the syllabus requirements. Reasonable and appropriate accommodation will be made available to students with documented disabilities (physical, mental, learning) in order to give them the opportunity to successfully meet the essential requirements of the course. The accommodation will not alter academic standards or learning outcomes, although the student may be allowed to demonstrate knowledge and skills in a different way. It is not necessary for you to reveal your disability and/or confidential medical information to the course instructor. If you believe that you may require accommodation, the course instructor can provide you with information about confidential resources on campus that can assist you in arranging for appropriate accommodation. Alternatively, you may want to contact the Resource Centre for Students with a Disability located in the Campus Services Building.  
The University of Victoria is committed to promoting, providing, and protecting a positive, and supportive and safe learning and working environment for all its members.

Course Lecture Notes: Unless otherwise noted, all course materials supplied to students in this course have been prepared by the instructor and are intended for use in this course only. These materials are NOT to be re-circulated digitally, whether by email or by uploading or copying to websites, or to others not enrolled in this course. Violation of this policy may in some cases constitute a breach of academic integrity as defined in the UVic Calendar.